Regviz

Espressif Systems /ESP32-C2 /ASSIST_DEBUG /CORE_0_INTR_CLR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CORE_0_INTR_CLR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Espressif Systems/ESP32-C2/ASSIST_DEBUG/CORE_0_INTR_CLR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (CORE_0_SP_SPILL_MIN_CLR)CORE_0_SP_SPILL_MIN_CLR 0 (CORE_0_SP_SPILL_MAX_CLR)CORE_0_SP_SPILL_MAX_CLR

Description

core0 monitor interrupt clr register

Fields

CORE_0_SP_SPILL_MIN_CLR

clr sp underlow monitor interrupt
CORE_0_SP_SPILL_MAX_CLR

clr sp overflow monitor interrupt

Links

()

Register License

Copyright 2024 Espressif Systems (Shanghai) PTE LTD

Licensed under the Apache License, Version 2.0 (the “License”); you may not use this file except in compliance with the License. You may obtain a copy of the License at

http://www.apache.org/licenses/LICENSE-2.0

Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an “AS IS” BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and limitations under the License.

 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data